Z85C3008PSC

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.90~1.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 10 :	1.00 / Piece
20 ~ 100 :	0.90 / Piece

PartNumber:: Z85C3008PSC

Brand:: Zilog, Inc. - Zilog | Pack: | D/C:

Availability:: Supply Ability: 10000/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Lian's store

(Hong Kong)

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-11-06

From Other Seller

Part Number:Z85C3008PSC
US $0.90 - 1.00
Quantity:

piece

Product Summary

The Z85C3008PSC is a CMOS SCC serial communications controller. The Z85C3008PSC generatures and checks CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The Z85C3008PSC also contains facilities for moderm controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O. The daisy-chain interrupt hierarchy is also supported.

Parametrics

Z85C3008PSC absolute maximum ratings: (1)supply voltage range, VCC: -0.3 tp 7.0V; (2)voltages on all pins with respect to GND: -3V to VCC+0.3V; (3)operating ambient temperature, TA: 0 to 70℃; (4)storage temerature: -65 to 150℃.

Features

Z85C3008PSC features: (1)optimized for Non-multiplexed bus microprocessros; (2)pin compatible to NMOS versions; (3)two independent, 0 to 4.1 Mbit/second, full-duplex channels. Each channel with seperature crystal oscillator, baud rate generator, and digital phase-cocked loop (DPLL) for clock recovery; (4)multi-protocol operation under program control, programmable for NRZ, NRZI, or FM data encoding; (5)asychronous mode with five to eight bits an one, one and one-half, or two stop bits per character, programmable clock factor, break detection and generation; parity, overrun and framing error detection.